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FOREWORD
This report is the final technical report on NASA contract MASS-313' .;, «hich
was performed under the direction of John Gould, Technical 1 1rogrnm Director.
This report discusses various aspects of the C 1h )S/ SOS high speed standard cell
circuit family, validation of the CNIOS/SOS circuits, circuit simulation techid(,ues,
and improvement of the Double-Entry (Multiport) Automatic Placement and Houting
Program.
Several self-aligned silicon irate C:1IOS/SOS processes are described in a
separate report, "Silicon-Gate Ci1IOS/SOS Processing, - which i^as prepared under
the same contract.
The design rules for the self-aligned silicon irate CNIOS/SOS process are
described in another report, "Design Rules for RCA Self-Aligned Silicon Gate
C;1IOS/SOS Pre ^e5., " also prepared under the same contract.
The device model used in the FETSI1I circuit simulation program is described
in still another report, "Device Model for FETSIM Circuit Simulation Program,"
also prepared under contract MASS-31325.
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g gram
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A ampere
It kelvin
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C Celsius
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M mega, 100
c cents, 10-2
m milli, 10-3
µ micro, 10-0
n nano, 10-9
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Section I
INTRODUCTION
Over the past suveral years, the RCA Advanced Technology Laboratories (ATL)
has developed a design automation (DA) technique for MOS LSf arrays. The method
Is particularly well-suited for those designs requiring only a modest production, and
where the initial nonrecurring costs must be minimal and short design cycles are
Important. The approach has been developed under various NASA programs (SI' y iC-
DV and gUAIC-CVT), those of other government agencies, and RCA Independent
Research and Development finding.
The DA technique consista of a series of computer programs. Standard Cell
library tapes, and a series of user manuals. This report deals with the expansion
of this system. The updating of the capability of the placement and routing (PIt3D)
proeram to process double-ended (or Multiport) SOS, high-speed cells is also
covered; test cases are discussed. Finally, the extended, high-speed. SOS standard
cell notebook and cell library are 'introduced.
d
Section II
TECHNICAL APPROACH
A. GENERAL
The principal objective of this program is to provide NASA with a significantly
Improved standard cell design automation (DA) capability for the metal gate and silicon
gate CiVIOS/SOS technology. The basic approach to satisfy these objecti v es can he
described as follows:
•
	
	 Updating the two-dimensional placement and routing (PR2D) program(s)
for single ended cells with the above technologies.
• Extending the PR2D programs capability to process double-ended
(or Multiport) cell equivalents of the high-speed SOS standard cell
family,
•
	
	 Updating circuit type file and cell library tapes to Include nety
cell designs.
0 Extending and updating the Standard Cell Notebook and cell
characterization data for the high-speed SOS standard cell family.
• Updating documentation relevant to the SOS process in the areas
of topology design rules, processing parameters for cell characteri-
zation, and transistor modeling.
1. Enhanced Automatic Placement and Routing Program for Standard Cells
a. Single Entry Automatic Placement and Routing Program (PR2D)
The Single Entry Automatic Placement and Routing Program (PR2D)
is the basic program for generating low-cost, quick-turnaround, random logic, custom
LSI arrays using the standard cell approach with the CMOS technology and any one of
'i
	
	 Its variants including C14IOS/SOS. This program, originally developed with NASA
support in 1969 for the C..MOS bulk silicon technology, has been in a continual state of
growth since then. The computer program has grown in two ways. It has grown
substantially In its intrinsic capability, as several examples in the technical discussion
will show, and it has been extended to cover several technologies and various standard-
cell families in each technology, especially CMOS/SOS.
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The Pr2D program has been used to generate more [hall several hunch•e(1
LSI array types, This includes more than 25 CA10S/SOS LSI arrays, 1•f of which ucre
designed for the 32-bit CM0S/S0S NAS° SUMC computer noe being designed for
NASA-.AISPC, Huntsville, Alabama, during the generation of these C SIOS SOS arrays,
various Improvements were incorporated Into the program as a result 1)[ the correction	 a
of errors and "bugs" that occurred during the generation of these various chip [ypcs.
Other improvements were made in the program as a result of parameter changes ;in(]
optimization that also occurred during the generation of these LSi arrays. These
improvements were included in the PR2D computer program, which %%as delivered to 	 a
NASA-MSFC during the course of this program.
Several of the SUMC CAtOS,'SOS LSI arrays that were dosi,ncd ,end
fabricated for the 32-bit CMOS/SOS NASA SUAIC computer are illustrated and described
in this report to demonstrate the effectiveness of the *Ic 11 :ered P1121) computer place-
ment anti routing program.
To achieve the objectives of the project, a series of sophisticated and
far-reaching algorithms and routines were incorporated into the Multiport Automatic
Placement and Routing (AIAPAR) program.
	
This involved, for example, over several
hundred variables, constants, and parameters which requited definition and opltmira-
tion In addition to the debugging nornnaliy required to render a computer program	 l
- operational,	 In debugging the program, certain techniques used in the past to debug
automatic placement and routing algorithms proved to be .less than optimum I'or large*
LSI arrays, although they were more than adequate for smaller LSI chips. 	 To mini-
mize the ever-increasing costs associated with computer charges, then norom; technique
to debug programs of this type was to develop small test problems (small arrays[ and
use them to debug the algorithms and assign (at least in part) she various parameter
and variable values.	 Because of the very lo,rge arrays with their complex wiring
matrices, the debugging (and especially the parameter assignment) of small array
types did not necessarily apply directly to the larger types.	 'these larger writs
require debugging and characterizing at their particular levels. 	 The continued debug-
ging, especially for larger array types, was one of the objectives of this project.
b,	 Multiport (Double Entrv) Automatic Placement and Routing Programs
for Standard Cells
The Enhanced Automatic Placement and Routing Program, whose tech-
nical program name is the Multiport Automatic and Placement Routing Program
(MP2D) is a computer program originally developed with support from the United
States Army Electronic Command; Pt. Monmouth, N,.J, 	 Together with a new and
advanced family of CMOS/SOS standard cell circuits, they constitute an LSI design
approach that not only provides a low-cost, quick-turklaround capability, but also one
that can yield the highest gate density yet achieved by design automation programs
using completely automatic cell placement and interconnection algorithms.
'	 k
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To achieve these objectives of low design cost, s purt design lime, and
higher device density, a completely new approach for automatic placement and routing
programs was developed. This new concept, called the Multiport LSf array approach,
Involved major Innovations in both the Automatic Placement and Routing Program
(APARP) and the associated standard cell circuits. One of these Innovations enables
the program (1) to automatically route Interconnections to either the top or bottom of
each cell in such a way as to minimize total wire length, as well as total wiring or
Interconnection surface; and (2) to make connections between ceUs on nonadjacent
rows by routing the interconnections directly across or through other Intermediate
cell rows. If the Intermediate rows corC;ain any cells that are loads on the particular
net being routed, the program will use the polysilicon gate as the direct feedthrough
mechanism to reach other load cells on the na»adjacent rows, to this case, the poly-
silicon gate serves a dual role — as both the transistor control eiennent and as a direct
feedthrough connection — with a resulting reduction of wiring area.
If there are no load cells on the Intermediate rows, the program will
automatically generate a direct feedthrough by calling upon one of several "feedthrough
cells" stored on the library tape. The orogrann will place this direct feedthrough cell
on the intermediate row on a vertierl lhte clusest to the driver and the remote load
in such a way as to minimize the metal channels in the horizontal direction.
The combined effect of these novel capabilities is to eliminate all side
routing or wraparound wiring that characterized previous standard cell design auto-
mation approaches, with the exception of any connections made to pads on the left or
right side of tho array. This has resulted In substantial saving of chip area because
of the reduced urea requirements of the wiring, previously the largest user of area
on the standard cell automatic layouts.
The other major innovation relates to the unique feature of the circuit
ce.il that permits the input-output connections of the circuit to be accessed at either
:he top or bottom ai the cells. This circuit capability, combined with the polysilicon
gate, provides a means of crossing the cell rows directly as opposed to th% side
wraparound wiring that characterized the previous single-ended automatic placement
and routing LSI approaches.
2. High-Speed SOS Standard Cell Family
The NASA-MSFC, high-speed, CMOSJSOS, standard cell family was originally
developed by RCA ATL under NASA program NAS12-2233. Expansion and additional
characterization of the cell family was carried out jointly under NASA programs
NAS12-2233 and NAS8-29072 and with RCA internal Independent Research and Develop-
ment funding, Most recently , the SOS Standard Cell Notebook, circuit type file tape
(pin data file tape), and the cell library tape have been updated by adding new cell
designs to the library and file tapes and adding new characterization data to the
Standard Cell Notebook. This was accomplished under NASA program NAS8-31325,
4
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The circuit library,
 was designed to be compatible with and maximlze the
performance of the PP..2D (Automatic Placement and Routing) program, which was also
originally developed u.*Ider NASA program NAS12-2233. Together, the PR2D program
and standard cell family provide the capability of generating high-speed, high—
performance, random-logic, custom ISI arrays with quiet: turnaround, high density,
and low static and dynamic power dissipation,
These cells are used in the generation of design automated custom LSI arrays
in virtually the same manner as other RCA designed standard cell families, Briefly,
this requires user-generated input data to the computer program, which consists of
the net or connectivity list of circuit cells, as well as the cell or pattern Identification
number which is available from the data sheets. With this information, the PR2D
program will provide all
	 generated layout and interconnection in a data
format consistent and compatible with an automatic precision mask artwork pattern
generator,
The Standard Cell Notebook, distributed as a separate document*, contains
cell data sheets for each of the cells. It contains a description of the general infor-
mation and data that are contained oil
	 data sheets. It also contains Aditional
information and descriptions where appropriate.
In another section of this report, measured data for several SOS standard
cell arrays are presented. D gnamic delays for individual chips and chips in a system
environment (hybrid mounted) are compared with delay Information calculated using
tine standard cell notebook.
3. SOS Processing, Layout Rules, and Circuit Analysis
The high-speed, 7-mil, CMOS/SOS standard cell family circuits are laid out
in accordance with the RCA Solid State Technology Center's (SSTC's) silicon-gate SOS
process design rules. However, since it is SSTC's policy to endeavor to maintain
mask set compatibility for all of the major SOS processes, it Is possible for SOS
standard cell arrays to be fabricated with any,
 of a wide spectrum of processes. These
include the double -epitaxial diffused process through the single-epitaxial, double-Ion
implanted process. For radiation-hardened applications, the single-epitaxial, triple-
ion implanted process is also all
	 option. Out of a basic set of seven masks,
all of these processes can be used to fabricate the standard cell CBIOS/SOS arrays or
any design laid out with the SSTC design rules. It is to SSTC's credit that process
development and maturation has taken and is taking place, tihile simultaneously ensuring
mask compatibility.
* High Speed CMOS/SOS Standard Cell Notebook, developed and prepared by RCA ATL.
J
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An authoritative description of SSTC's double-opitaxial and single-epitaxial
processes is In a separate report entitled "Silicon-Gate CMOS/SOS Processing."
For a definitive presentation of the RCA Solid State Technology Center's self-aligned
silicon-gate SOS design rules, the reader is referred to a separate document catltled,
"Design Rules for RCA Self-Aligned Silicon-Gate CMOS/SOS Process." The F-5111-
aligned silicon-gate SAS design rules describe the spacing and width requirements for
each of the six design levels — the seventh level being used to define openings in the
passivation level. These rules, together with the insight gained from the "Silicon-Gate
CMOS/SOS Processing" report, are Rufficient to initiate new standard cell designs.
A description of the MOS model used to characterize circuits designed with
the SOS process may be found in a separate report entitled, "Device Model for FETSIM
Circuit Simulation Program. " The device parameters needed for the performance
evaluations are also in this report.
B. TECHNICAL DISCUSSION
1. Multiport (Double Entry) Automatic. Placement and R outing Program
As previovs.:, stated, the Multiport (double-entry) computer program was
originally develorj-,. with support from the U. S. Army Electronic Command, Ft.
Monmouth. I The program provided substantial improvement over the single-entry
program- An example of this Improvement is shown in Fig. 1 and 2, where the
SUMC multiplexed eight-bit adder, described and discussed in section 11. B. 2, was used
as the test vehicle. Figure 1 shows the eight--bit adder designed using the single-
entry, high-speed, 7-mil-high CMOS/SOS standard cell family. The array reflects
a significant amount of human intervention. The original version generated by the
program was considerable larger. As shown in the figure, a large portion of the
array is occupied by the wiring, which is about 63°Io of the total chip area. Of the total
wiring area, the largest single user of area is the right and left side wraparound
wiring, which amounts to about 30% of the total chip area. This chip contains 1640
devices and measures, from scribe line to scribe line, 229 by 229 mils. This cor-
responds to a device density of 32 square mils per device. Subtracting the border or
pad area from the ;total chip area defines the active region of the array. For this area,
the device density is approximately 28 square mils per device.
Figure 2 shows the layout of the multiplexed eight-bit adder generated by the
early version of the MP21) program. The input data, (i. e. the logic being laid out)
used for both layouts is identical. In addition, the identical circuitry is used in both
chips. Therefore the area occupied by the cells is identical, 7840 square mils ineach
chip. Thus, the difference in the area between the two chips in Fig. 1 and 2 is a
IUnder Contract DAAB07-74-C-0716
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Fig. 2. Multiport, CMOS/SOS, K-bit adder,
'V
f	 direct measure of the increased efficiency of the Multiport layout capability. Thv total
t, scribe-tine-to-scribe-line area of the chip in Fig. 2 is 200 x HK square mils, a 2W"
reduction. This corresponds to a device of 24 square mils l`icr device. Subtracting,
as before, the border or pad area, the density of Clio active region is about 1S squa-c
mils per device. Since, as stated earlier, the single ended version in Fig. I '- .Ld
beeln optimized by oxtousive manual editing, Clio Improvement is even moro r ,
 cnifir
The decrease in wiring area front 33,369 square lulls for the layout in Fig. 1
d
	
	
to 21,3;12 square mils, a reduction of 30`.x, is another nhcasure of the clffectivonoss of
the 11uli1port program, even in its early stages.
\Voris continued oil
	 program to Increase the area effectiveness of the Aiulti-
port program. Because of the huge complexity and sophistication and the relative new-
ness of the program, various test cases, Including sane large complex examples,
were exercised in order to locate and cor rect the various errors and "bugs" in Clio
new program. Further, Clio test cases were used to evaluate certain algorithms curd
the methods used to implement them. In addition, the values of the various parameters
and constants were defined and/or updated during this contract period. The result was
an improved AIP2D program which was delivered to NASA-MSFC to NIarch 1070.
An example of this is shown in Fig. 3, which shows tine Multipart layout of the
` Interface and Timing Array, the first Muitiport CMOS-SOS array to be fabricated and
used in this case in a nonmilitary industrial application. 	 This chip contains 1013
	
h
devices and occupies a total scribe-Iine-to-scribe-line area of 191 by 181 mils or
34,571 square nails.
	
a
i This corresponds to a device density of 21.5 square mils per devic•a. 	 Because
of sonic unusual specification, extremely large buffer-drivers, occupying considerable
area, were designed for this chip and used in the pact or border area, making Clio border
j an unusually large percentage of the total area. 	 IIad the regular input-output buffer
S pads been used, as in the other cbips, the device density from scribe line to scribe
line would be 18.3 square mils per device. 	 The device density of the active area,
subtracting the pad or border area, is less than 15 square mils per device.
2.	 SOS Standard Cell Library
a.	 Design Verification
is
The CMOS/SUS standard cell library is all 	 collection of logic
circuits designed for fabrication by any of the major RCA SOS processes.
	
All the
circuits have gate lengths of 0.25 mil for optinNed performance.
All the standard cells have been defined, designed, and topologically
configured in accordance with the stvhdard set of SOS design and process constraints,
- then analyzed and permanently stored for future use oil 	 tape.
;^ I
I
0	
^
—	 t„_	 -^ x—^,	 I
r ^^
e
,I
ari
I
Fig 3. Double-entry CAIOS/SOS Interface
and Timing Array.
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There are 34 standard cell datasheets contained in the Standard Cell
Notebook. A separate data sheet is provided for each cell, except for the eight input-
output buffer pad cells. In these cases, one data sheet provides the necessary design
Information for the two slightly different versions of the same cell.
Of the 38 cells listed In the notebook, the following subset contains the
cells that have already been used In at least one LSI array, The LSI arrays In which
these cells were used were the chip complement of the 32-bit, general-purpose,
IBM-compatible CMOS/SOS computer- the CMOS/SOS SUMC. (The Space
Ultrareliable Modular Computer Is under development for NASA Iluntsville by ATL. )
The verified cells are listed, along with usage verification, in Table 1,
b. Performance Verification
The correct functionalities of all these cell types were experimently
verified from measurements made (on an IR&D program) on the various SUMC-SOS
S chip types. These include the TCS020, TCS027, TCS020, TCS030, TCS031, TCS032,
and TCS033 CMOS/SOS chips. (The "TCS" prefix Indicates that the arrays were pro-
cessed by SSTC.) Ai addition, the dynamic performance of many of the cell types, ,is
given in the data sheets, were also verified by these measurements. The method
employed to obtain correlation data between the measured and predicted delay (at 1.0
volts nominal) involved the selection of a logic path considered important to the overall
computer performance requirements. The propagation delay was then measured at
10-volt operating levels and at ambient temperature. Then, using the cell data sheets,
the logic fallout, with its related capacitances and other relevant chip statistics, the
delay of this path was estimated and compared to measured data.
c, Performance Correlation
The following paragraphs briefly describe five of the SUFIC LSI arrays.
The logic paths chosen for the measurements, the estimated path delays taken from the
data sheets, and the actual measured delays are all given. An estimate of the mea-
sured SOS performance, at the system level is also given by comparing the measured
and calculated performance for three array types connected oil the complex Adder
Iiybrid. Table 2 includes a concise summary of both the measured and the estimated
data (from the Standard Cell Notebook).
(1) Floating Point Multiplexer, ATL-025A (155 x 134 mils, 
— 163 gates)
Tilts chip is a 2 x 1 shifting multiplexer. In the SUMC-CVT system,
it operates on every fourth bit, either shifting ±4 bit positions or passing the bits
straight through. Provisions are included for mixing two extraneous inputs. The pri-
mary Input path is eight bits wide, while the shifted output is nine bits wide. Tile chip
is totally combinatorial,
11
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TADLE 1. CELL. VERIFICATION
Cell No.
Usage
Cell No.
Usage
Cell No.
Usage
Cell No.
Usage
Cell No.
Usage
1120 abcdf 1310 bedf 1040 of 2310 acdf 9070 abcdef
1130 a cdf 1340 d 1720 abc cif 2820 bedf
1140 a ed 1510 abcdef 1.730 d 9010 abcdf
1220 a cdef 1520 abcdef 1740 f 9020 b
1230 abcdef 1020 abcdf 1870 b d 9050 b
1240 def 1030 acdf 1890 a ed 9000 ;Lbedef
a - indicates use on TCS020
b - indicates use on TCS027
c - indicates use on TCS029
d - indicates use on TCS030
e - Indicates use on TCS031
f - indicates use on TCS032
The logic path chosen for measurement consists of six levels and is
shown In Fig. 4. The recorded chain delay ranged from 17 ns to 34 ns. Figures 4a
and 4b are photographs of the Input and output waveforms for the 17-ns measurement.
Averaging this time over the four standard cells yields 4.3 ns per cell. If, however,
this delay were averaged over the actual number of logic levels used to implement the
chain, the average delay per logic level would be closer to 2.9 ns.
Calculating the total chain delay with the standard cell data sheets,
however, gives a predicted delay of 27 ns; and indeed wher, a larger number of ATL-020A
arrays were examined, the average delay for the path did work out to be 23 ns. This
is within 20 fin' of the value obtained from the data sheets.
(2) Up/Down Counter Chip, ATL-027 (199 x 1.99 mils, , 300 gates)
This array consists essentially of a 12-bit up/down counter divided
into separate eight-bit and four-bit sections. Each has separate controls, but only the
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eight-bit section has carry and borrow outputs for expansion. Lach stage has a two-
input multiplexer for pre-setting the count value. Counting Is done in a ripple carry/
borrow full adder subtracter. The counter outputs are tri-state, buffered elements.
Figure 5 Illustrates the logic path to be used in chip operation. It
contains six cascaded standard cells or eight levels of logic. The "clock" Is used to
transfer data from the 2820 storage elements to the output which, as shown, is loaded
with 10 pF. For these measurements, the external chip controls are set to toggle the
flip-flop with every clock pulse. Delays are measured between the 501 ;.Dint of the
negative-going clock to the Wt', point of the output. Delay results for several packaged
units ranged from 42 ns to 50 ns, with all
	 delay of 52 ns. Calculations based
on the standard cell data sheets predict 40 ns for the same path (which is correlation
to within 1170). Oil per-stage basis, the measured average is: (52 ns =0 stages) -
5.8 ns.
(3) Eight-Bit Adder, ATL-030 (220 x 220 nnils,^ 450 gates)
This array is an eight-bit binary or decimal adder. It is fully expand-
able and has carry anticipate logic for fast arithmetic operations, a multiplexed B
input, a data complement and logical capability, and several special-condition outputs.
The logic path examined is a portion of the SUMC-CVT 32-bit adder's critical path.
It is composed of l I cascaded standard cells. Depending upon the method used, this
works out to be 11 to 13 levels of logic. Figure 0 illustrates this path. Measurements
are made from the 50% point of signal at the input to the 50% point of output signal.
Data were taken at both the packaged device (04-pin DIP) and wafer probe levels. For
a 15-pF output load, packaged device delays averaged 73 ns. The average measured
device delay is 73 ns _ 12 stages = 0 ns. For all
	 load of 100 pF, the total delay
averages 105 ns. Figure 7 shows typical photos of the input and output waveforms of
the 04-pin DIP packaged unit measurements. Inn terms of the SUAIC-CN" T program,
the 15-pF load measurements are more directly applicable than the 100-pF load case
since 15 pF is more typical of the anticipated on-hybrid loading.
From a system point of view, the adder path is extremely critical.
With this In mind, calculations were performed based oil 	 7.0-mil SC-S standard
cell data sheets. From the CalComp checkplot of the adder array, the additional
loading contributed to the output of each cell hn the adder path by the wiring crossovers
was precisely accounted for. Figure 5 shows the crossovers on each output in the
critical path. It also includes the calculated delays on a cell basis. From these cal-
V'	 culations, it is possible to discount the large buffer delay associated with going off-
chip. If this is done, the estimated on-chip delay is 5.4 ns/logic level. Totaling all
calculated delays for the path, we arrive at a total estimated delay of 75 ns, which
closely correlates with the measured average of 73 ns.
r.
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waveforms of 8-bit adder.
IA further Investigation was carried out. It centered on the n- and
p-typo transistor saturation currents assumed for the standard call data sheet delay
curve calculations and those of the actual devices on the fabricated arrays. (The
actual device currents were measured oil 	 array's output inverters and wore
within 10% of those assumed for the delay curve calculations.)
(4) Nine-Bit 4 x 2 Multiplexer, ATL-031 (172 x 175 mils, — 150 gates)
This array is a flexible multiplexer that may be used as either a
nine-bit 4 x 2 multiplexer or a n 18-bit 2 x I multiplexer. Its mode of operation is
determined with four independent control lines. The chip is 100`.% combinatorial.
The longest logic path on the chip is five cells long, or in terms of logic levels, six
levels deep. Figure 8 shows a small portion of the array's logic. The path over
which measurements are taken has been highlighted. Dynamic measurements were
made between the 50 1 . levels of the Input and output signals. Measurements made at
the wafer probe level produced a range of delays for the six logic levels from 50 to
80 ns. This included the loading effects of the test equipment cables which was
measured at more than 100 pF. The average total delay was approximately 00 ns.
From the standard cell data sheets, the total path delay Is calculated to be 50 us;
most of which is due to the output stage. By separate measurements, the cabling
alone introduces 12 ns of delay. Taking this into account, we have ail 	 mea ;ured
delay of (80 - 12) _ 0 = 8 ns/stage,. (This figure drops considerably when the delay
of the output buffer is neglected. Under these conditions, we have (00	 12 - 30)
5 = 3.0 ns/stage. )
(5) Adder-Multiplexer Control, ATL-032 (154 x 139 mils,... 100 gates)
This array houses the special random control logic which combines
the ROM outputs with data dependent conditions. The array outputs serve to route the
adder inputs and specify the adder operations appropriate to the instruction being
executed. Figure 9 shows the logic path used to examine the array's performance.
It was chosen primarily because of Its length -- 10 standard cells long. In terms of the
way the cells are implemented, this path may be conF.Wered to be 13 levels of cas-
caded logic. Measurements are made from the W/o point of the input clock signal to
the 50% point of the output signal. The "clock" is used to transfer data from the 2820
storage element to the output. The output is connected back to another chip input,
which provides for flip-flop toggle action oil 	 "clock" pulse. Measured delay
data, on packaged units, averages 07 ns for the path when the off-chip loading is 18
pF. It averages 70 as for the path when an external load of 40 pF is used. For an
18-pF load, the average measured device delay is: 87 _ 13 = 5.2 ns.
Calculations for the same path were made using the standard cell
data sheets and a CalComp checkplot of the array's topology. The latter provides a
precise count of metal/polysilicon crossovers at each cell's output. The crossovers
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R r	 are considered because their loading effect is not negligible. Figure 9 shows the
Pr.
	 calculated delays for each individual cell in the measured path. From those calcula-
'
	
	 tlons it is possible to dis. aunt the large delay associated with going off-chip through
the 9060 element. When this is done, the average measured on-chip stage delay is:
(6 1  - .P)+ 12 = 4.8 as. Totaling all the calculated delays for the path, we come up
with GiL 5 ns for the case of 18-pF external load and 70.5 as for the case of a 40-pF
external load. For both calculations, tho predicted values are within 10 % of the aver-
age measured values. Figure 10 shows photographs of the input and output waveforms
for loads of 18 pF and 40 pF.
(6) Adder hybrid, 11 . SOS LSI Arrays - 3, 541 gates
The Adder hybrid is the equivalent of two cascaded, 16-bit, arithme-
tic logic units. It is expandable to two cascaded 32-bit ALUs. Therefore, one such
hybrid may serve as either the LSii or NISH of a full 32-bit ALU. Functionally the
hybrid provides for binary add, logical, and complement operations, fast carry look-
ahoads, I/O multiplexing, 1-to-4-bit operend shifts, and result status indicators
(such as overflow, zeros, etc.). The purpose & thf % adder hybrid is (1) to provide
critical portions of the system logic with a low-capauii^^nce intercopnection environ-
ment and (2) to Increase packing density. Figure 11 illustrates one of the hybrid paths
over which delay measurements wore taken. It is to be noted that the hybrid environ-
ment has permitted SOS chips to maintain their high on-chip performance while going
off-chip, pleasured delays through the 22 logic stages average .1.3 as per i,tage.
Figure 1.2 is a photograph of the 11-SOS/LSI-Chip Adder Ilybrid. The chips are
attached to the substrate w ith an epoxy adhk .:ive and electrically connected to the sub-
strato wiring with 1-mil bonding wires. The substrate measures 1.8 by 4.2 inches
and contains the equivalent of 3, 541 CMOS logic gates. All signal interconnect routing
was 100% program ganorated.
Table 3 is a compilation of the measured and calculated on-chip/off-
chip delays for five, SUMC-CVT SOS arrays. The delays are averaged overall logic
levels in the path, and in some cases averaged over only those cells internal to the
array. The latter calculation is done by discounting the large off-chip buffering delays.
Very good correlation is noted between the average measured and calculated delays.
As seen in the table, there is generally good correlation between the
predicted and measured results. Differences fall within design tolerance. The major
significance of the correlation between predicted and measured results is that the cir-
cult speeds ac' teve the dynamic performance objectives for which they were designed--
the NAFA SUMC-CVT computer system p-ogram.
r
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Fig. 12. D/A generated adder hybrid.
TABLE: 3. MEASURED VS. ESTIMATED Sr,S PERFORMANCE:
Custom Standard Cell
CMOS'SOS Arrav Types
Computer
Predicted
Deiay
(ns)
Average
I	 INleasured
I	 Delay
l us)
measured
Average Stage
Deiay
(na 1
Floating Point 27 23 4.3
Alultiplexer
Up/Down Counter 46 52 f.8
8-Bit Adder with 75 7.1 6.0
Carry Prediction 103 105
9-Bit 4x2 Multi,)lexer 50 60 8.0
Adder-Aiultiplexer 66 67
Control 71 76 5.2
Adder Eiwbrid Path
(8-Flit Adder	 8-flit Add 108 95 4.3
Adder 9-Bit 4x2 NIUX)
= PAGW tR
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d. Standard Cell Data Sheets
To facilitate the addition of new cells to tho standard cell library as well
as to facilitate their use as a design tool, the data sheets listing the properties and
performance of the cell family and the necessary supporting instructions are described
in a separate docrunent the CMOS/SOS Standard Cell Notebook. The Notebook con-
tents and its use are briefly described in the following paragraphs. Table 4 lists the
cells that currently make up the CMOS/SOS standard cell family.
Each data sheet contains the following Information.
• Cell family technology.
u Descriptive name of the cell indicating its function.
• Cell identification or pattern number. This number identifies the
cell in the input data to the automatic placement and routing program.
• Supply voltage for which the given propagation delay and transition
times are applicable,
a Width of the cell in mils.
• Circuit schematic of the logic configuration including the numbering
of each input and output connection. These numbers provide the
means by which the chip interconnection or net list is generated.
• Capacitance at each input and output connection. This capacitance
Is computed on the basis of the geometry, topology, and materials
associated with the capacitor. The Miller effect is not included in
the value. It is automatioaily included when the device Is analyzed
by computer simulation techniques.
• Logic symbol plus the Boolean equation describing the cell function.
•	 Truth table.
J*	 • Dynamic performance data.
The propagation delays and transition times, as given on the data sheets,
were originally generated using the RCA CMOS/SOS circuit simulation, program. The
device, circuit, and process parameters used in the simulation were based heavily on
the parameters determined from measurements on SOS standard cell test chips.
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Cell Number Cell Function Description/Comments
1120 Two-Input NOR Logical NOR
1130 Three-Input NOR Logical NOR
1140 Four-Input NOR Logical NOR
1220 Two-Input NAND Logical NAND
1230 Three-Input Logical NAND
NAND
1240 Four-Input NAND Logical NAND
1310 Buffer Inverter On-chip operation with loads up to 4 pF
1340 Inverting 24 When the control is in the high state
Multiplexer (10 V), the output is A.	 When the
control is low, the output is B.
1370 Low-Z Transmission Electronic equivalent of a single pole,
Gate single throw switch.	 When the control
is in the low state, the input and output
are effectively disconnected and the
other node either floats or is defined
by other circuit elements. 	 In the high
state, the transmission gate is in the
'ON' state with the output connected
to the input with a series resistance of
approximately 2000 ofuns.
1510 Non-Inverting Buffer Primarily designed for 'on chip' use,
this cell can be used to reduce delays
when the load capacitance exceeds 2 pF.
1520 Double Buffer
Inverter
For capacitance loads in excess of 4 pF.
TABLE 4. HIGH SPEED CMOS/SOS STANDARD CELL LIBRARY
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TABLE 4. HIGH SPEED CMOS/SOS STANDARD CELL- LIBRARY (Continued)
Cell Number Cell Function Description/Comments
1570 On-Chip Tristate This cell is a tristate device designed
for on-chip use.	 A control is available
to determine the operation mode of this
cell.	 with the control high the cell
operates as an inverter buffer capable
of driving heavy on chip loads.
	 With the
control low, the cell is in the 'off' state,
with an extremely high output impedance —
in the order of a tenth picofarad. 	 This
permits the use of bidirectional buses
on the chip.
1020 Two-Input AND Logical AND through two functional stages
1030 Three-Input AND Logical AND through two functional
stages
1040 Four-Input AND Logical AND through two functional
stages
1720 Two-Input OR Logical OR through two functional stages
1730 Three-Input OR Logical OR through two functional stages
1740 Four-Input OR Logical OR through two functional stages
1870 Two, Two And-Two This cell performs the function Z =
NOR AB+CD.	 Drive capability and perform-
ance are similar to the 1120 type cell.
1890 Two, Two, Two And- This cell performs the function Z =
Three NOR AB	 DrEF .	 Drive capability and per-
formance are similar to the 1130 type
cell.
2000 J/K Flip Flop with This cell is one of the more complex of
Set/Reset the standard cells. 	 Both the set and the
reset are unconditional except that the
two positive pulses must not be applied
simultaneously.	 The truth table, shown
below, was extracted from the data sheet.
28
Cell Number Cell Function Description/Comments
C	 J	 K	 S	 R	 Q
0	 0	 0	 0	 Q11
-1
1	 0	 0	 0	 1
0	 1	 0	 0	 0
1	 1	 0	 0	 Qf	 n-1*	 *	 p	 p
	 Q
*	 *	 *	 1	 0	 1 n-1
*	 *	 *	 0	 1	 0
*	 *	 *	 1	 1	 Prohibited
Note: Qn-lis state of flip-flop before
last clock transition
* - Don't care condition
2020 D-Type, M/S, S/R This is another of the more complex
Flip-Flop of the standard cells.	 Both the set
and reset are unconditional except that
the two positive pulses must not be
applied simultaneously. 	 The truth
table, shown below, was extracted
from the data sheet.
Clook	 D	 R	 S	 Q1	 0	 0	 0	 0	 1Z	 1	 0	 0	 1	 0
*	 *	 1	 0	 0	 1
*	 0	 1	 1	 0
*	 *	 1	 1	 *	 *
* - Don't Care Case
* - Undefined Output Case
2310 Exclusive OR Exclusive OR through a unique combina-
tion of four transistors.
2570 Off-Chip Tristate A special off-chip tristate device with
Pad 5 times the drive power of the 9020/
9050 cell.
n >
TABLE 4. HIGH SPEED CMOS/SOS STANDARD CELL LIBRARY (Continued)
l`r.	 TABLE 4. HIGH SPEED CMOS/SOS STANDARD CELL LIBRARY (Continued)
Cell Number Cell Function Description/Comments
2810 D Flip-Flop with This cell is one of three latches in
Inverter Output the cell family.	 This cell provides
all the functions of the 2830 cell except
that it provides an output in which the
polarity of the data is inverted.
2820 D Type Master- See page 33.
Slave Flip-Flop
2830 D Flip-Flop with This cell performs the function Q=DC
Open Feed-Back + Qn-1 C where D is the data input,
Loop C is the clock or control element, Q
is the output of the latch and Qn-1 is
the state of the latch prior application
of the negative clock.	 This cell can
be used as an input or output register
element, for buffering, for temporary
storage and as a control flip-flop.
2840 D Flip-Flop with This cell is the third of the latch type
Reset cells in the CMOS-SOS cell family.
7000 PLA Input Decoder This cell, together with the 7010,
provide a PLA function.
	
This cell
provides a full three input decoded
output with an inhibit control that
permits expandability. Functionally
the cell consists of eight four input
gates With each providing the full 3
data input decoding.
7010 PLA Output This cell provides the programmable
Function String part of the PLA through mask program-
ming.	 It essentially provides the 'OR'
function and may be cascaded serially
to,provide more complex logic functions.
b,a
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TABLE 4. IHGH SPEED CMOS/SOS STANDARD CELL LIBRARY (Continued)
r
,
Cell Number Cell Function Description/Comments
9020/ Off-Chip Tristato These cells are tristate high current
9050 Pad drivers designed to drive high capaci-
tance 'off-chip' loads. The state of
these cells are determined by a control
input.	 When the control is high the
cells are low Z, non-inverting buffers.
When control is' low, devices become
high impedance devices that may be
common bussed or phantom ORed. The
two cell types are distinguished by their
location and orientation in the street
area.
9030/ Input Inverter As input pad that provides both wave-
9040 Buffer Pad form shaping buffering and signal
inversion.
9000/ Off-Chip See page 34.
9070 Inverting Buffer
Pad
9130/ Buffered Non- An Input pad that provides both wave-
9140 Inverting Input form shaping & buffering with no signal
Pad inversion.
The dynamic format for each cell depends upon the fanction of the cell.
Generally, performance information is presented as a straight-line graph with load
capacitance and performance scales plotted on the X-axis and Y-axis, respectively.
The points located on each graph define the nominal performance of each cell as a
function of loading. Therefore, the propagation delay curves define estimated delays
that are expected to occur for each cell.
Dynamic performance data at VDD = 10 V is provided for each logic cell
This data may be presented in several ways. These include propagation delay on a
per-stage basis, transition time, clock rate, minimum or ma^dmum pulse width,
delay measured with respect to the clock, or combinations of the preceding. In all
cases, the dynamic data is given as a function of load capacitance.
31
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For logic cells like the 1120, 1130, 1140, 1220, 1230, 1240, 1310, 1520
and the 1020, the delay is given in the form of curves showing sta ge delay and transi-
tion times as functions of capacitive loading. The stage delay is the average of the
propagation delay as measured at the 50% signal swing level for positive and negative
going input signals. Similarly, the transition time is measured over the 10 to 907e
rise and fall times. The input signal to these circuits duringthe generation of this
data is the output of a inverter stage, which acts as a buffer against the programmed
input pulse. The principal objective of this buffer is to minimize the effect of the
transition time of the input on the dynamic data. The dependency, nevertheless, exists
and should be considered.
In contrast to this, the dynamic data for those circuits which contain
storage devices is given in terms of the minimum pulse width required to transfer new
data into the master and slave storage elements as well as propagation delay data. In
the latter case, the delay is specified from the 50% level of the negative transition of
the clock to the 5070 level of the output of the slave.
As .now cells are added to the CMOS/SOS family, they will be dynamically
characterized in a manner that will optimize the usefulnc-ss of the cells to the system
designer.
e. Performance Characterization
_
	
	 The dynamic data shown on the data sheets are based on computer simu-
lation techniques using a RCA developed computer circuit analysis and simulation
program. Primarily developed for integrated circuit application, the program con-
tains specially de—loped device models with parameters expressed in process param-
eters as well as circuit parameters. To characterize a particular process, the
parameters of the device models are provided values that correspond directly to the
process being used.
A detailed description of how the dynamic data was generated can be
found in a previous report. 2
Briefly, however, each cell was simulated as follows. All transistors
were simulated by a device model that included its mask geometries; electrical charac-
teristics like threshold voltages; intrinsic capacitances, process parameters values
for mobility, gate oxide, field oxide thickness and permitivity; effect of lateral diffu-
sions expressed in terms of modified channel length; and resistance associated with
the polysilicon gate and intracell connections. Each cell was analyzed with a load
that consists of a series resistor and capacitive load. The series resistor represents
2"CMOS Array Design Automation Techniques", Final Report, Contract
NAS12-2233 Mods. 0 and 11, NASA MSFC, May 1975.
the anticipated average resistance that a typical cell will be driving as a result of
polysilicon interconnections. In addition, the cell being analyzed is driven by an in-
verter circuit which is designed to provide a signal that simulates the input signal it
normally encounters in a CMOS/SOS LSI array onvironment.
A key to the accuracy and reliability of the results produced by the analysis
and simulation techniques lies in the accuracy and validity of the values used to define
the parameters of the cbvico models. To date, RCA has produced more than 50 CMOS/
SOS LSI arrays including at least four test chips. Although all of the test chips, includ-
ing the one described in the referenced NASA final report, 3 were designed for different
purposes. each one had special circuits designed to characterize the process and gen-
erate device-model parameter values. Then as the various functional CBIOS/SOS
arrays were fabricated and tested, the values of the parameters were both improved
and updated. In this way, the accuracy and validity of the model are established with
a corresponding increase in the accuracy and validity of the performance predicted by
the simulation techniques. And, as additional CMOS /SOS LSI arrays are produced
using the CMOS/SOS standard cell family, the model and its parameter values will
continue to be improved and updated.
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Although the stage propagation delays and transition times given in the
data sheets are specifically for a 10-volt VDD, they can be used to a first-order
approximation to provide corresponding cell information at supply voltages other than
10 volts. For example, at 5-volt VDD and assuming a threshold voltage for both P
and N at 1.5 volts, the delay will be increased as compared to the 10-volt data as follows:
2
Increase in stage delay at 5 V	 (10 - 1.5) e	 5 • (0.8) = 2.4
((5 - 1.5 ) 2 ) ^10
The 0.8 factor in the equation is an empirical parameter.
f. Additional Cell Data
(1) D-Type, Master/Slave Flip-Flop (Cell No. 2820)
This cell is a true master-slave flip-flop designed for various reg-
ister applications. With the addition of an external inverter, such as the 1310 or 1520
cell, it may be used for counter and toggle applications. Information is stored by
means of tristate type devices, ensuring a data input characteristic that is purely
capacitive. Data present at the "D" input is transferred to the "R" output during the
negative-going transition of the clock pulse. Loading the master flip-flop is initiated
on the positive-going edge of the clock pulse.
a
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Operating Charaetoristies
• Clock should remain in the high state for a minimum of 22 ns
to ensure a proper transfer of the data information into the
master flip-flop.
• The clock should remain in the low state for a mini mime of
20 ns to ensure a proper transfer of the master data to the
slave flip-flop.
• The clock transition (10-90%) edge time sheuld be kept below
00 us.
• For output loading on "R" greater than 0.4 pF, a minimum of
20 ns must be allowed to transfer the data to the slave and
latch it in.
The cell is implemented with a combination of functional, transmis-
sion gat,,, and tristate logic. The transmission devices are used to connect (and dis-
connect) the master and slave storage devices from the "D" input and master rank,
respectively. Each storage element is implemented with a single inverter and a low
conductance feedback tristate device. Information is held by means of the smaller,
high-impedance tristate inverter. The outputs of these tristate inverters are discon-
nected while their partic'riar flip-flop is being loaded. Latch-up occurs during the
transition time of the clock signal - during the falling edge for the master flip-flop
and during the rising edge for the slave flip-flop. At this time, the transmission
devices are disconnecting. When the clock signal is high, the logical level at the "D"
input is propagated through the first transmission device and loaded into the inverter
of the master flip-flop. When the clock signal goes from a high to a low (1 to 0) state,
two simultaneous events occur. The master's tristate begins to maintain and define
thn logical level at tine input to the master rank, and the input transmission device
begins to isolate the master rank from the "D" input. Concurrent with these events,
tine second transmission device begins to connect the slave to the master. Opposition
from tine slave's feedback tristate is eliminated by disconnecting the output from this
node.
(2) Off-Chip Inverting Buffer Pad (Cells No. 0000 and 9070)	 a
These cells are designed for driving large off-chip capacitive loads.
In order to increase the gate density of the arrays using the drivers, the cells have
been incorporated into an output pad design. Consequently, they are placed in tine pad
area. The two cells differ only in their ground and power bus connection.
i
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Section III
CONCLUSION AND RESULTS
The characterization and documentation of the CMOS/SOS high-speed, single-
ended, standard cell family was expanded to 38 cells, which had been developed on
other programs that Included both government supported efforts and Internal programs.
To facilitate the addition of new cells to the library In the event that the need arises,
as well as to facilitate the cell data sheets as design tools, the cell data sheets were
documented in the High Speed CMOS/SOS Standard Cell Notebook.
To demonstrate the high speeds achievable in CMOS/SOS LSI chips made with
these standard cells. as well as to demonstrate the correlation between .measured re-
sults and performance predicted by computer simulation and analysis techniques, ex-
perlmental results obtained from measurements on five different CMOS/SOS LSI chip
types are Included and described in this report. Measurements on these arrays, as
well as on a complex multilayer ceramic substrate containing 11 C11IOS/SOS LSI
arrays (the equivalent of 3500 gates, which are used on a 32-CMOS/SOS computer be-
ing constructed for MSTC, IIuntsville, Ala.) shows stage delays, in the actual chip
environment, in the 4- to 0-ns range. The measured results, as shown in the techni-
cal discussion of the report, correlate very closely with the delays estimated on the
basis of the delay and dynamic data included on the standard cell data sheets. In ef-
fect, then, the accuracy of the information. on the data sheets, especially for those
particular cells on the various chips made to date, is demonstrated to be within rea-
sonable design limits and constraints.
Tsebugging and exercising of the enhanced automatic placement and routing pro-
grams, which i ncludes the multiport (double entry) automatic placement and routing
programs in addition to the single input version, eliminated a substantial number of
'bugs', normal to new and large programs, and resulted in substantially improved
programs in terms of their operational characteristics.
,•
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Section IV
RECOAMIENDATIONS
Although the CMOS/SOS circuits in general and the standard cells in particular
have already achieved 4 to 5 us stage delay in a system environment as evidenced by
the measured LSi dnta on the NASA-HISFC SUMC-III program, even higher speeds will
be realized when mask channel widtlis of 0.25 (effective 0.2 mil) are incorporated into
future designs. These further channel width reductions will be the result of improve-
ments in current processes as well as the maturing of new processes in which effective
channel width is determined by diffusion techniques. however, the further reduction
of channel width to the 0.15 to 0.2 mil length (or even smaller) strains the applicability
of a one-dimensional model as is currently used in the MOS simulation technique. It
to necessary to develop, evaluate, and validate a two-dimensional model so as to extend
the accuracy of the simulation technique to narrow channel devices. Such validation
should include a theoretical description of such a model and a test device from which
experimental measured results can be obtained.
Although the Double-Entry Automatic Placement and Routing Program is a recently
x	 developed capability, it has already produced sonic of the densest LSI chips yet generated
by completely automatic layout techniques. Still, there is considerable potential for
improvements in the capability and performance of die program as well as in the ap-
plications and technologies to which It can be applied. One of the ways in which the pro-
gram can be further improved significantly relates to the 'Natural Plow' concept for
defining, designing, and interconnecting standard cell logic. 'Natural Plow' refers to a
recently developed standard cell concept in which the cells and their interconnections
have characteristics that closely parallel the input-output locations of the logic gates
and the interconnectivity of the original logic input data. Further effort in this
particular area is recommended.
Ili addition. to this, a . new application area for the standard cell approach is being
recommended for further effort — Integrated Injection Logic. An initial effort has
already been started, with the specific objective of defining the optimum way in which
to develop the first successful and useful bipolar standard cell capability using some
form of Integrated Injection Logic. Continued effort in developing and demonstrating
the cell family whose design approach was determined and selected during these previous
efforts is highly recommended.
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